Abstmct-A novel passive mixer architecture is proposed which uses a voltage-mode passive mixer with a tuned output pole. Using this technique, it is shown that the IF section's HP3 requirements are relaxed by up to 33 dB for the IEEE 802.15.4
I. INTRODUCTION
T HE IEEE 802.15.4 standard [1] was designed to cater to the increasing demand for low-power, low data-rate applications such as wireless sensor networks, and wireless personal area networks (WPAN). Such applications often require mobile devices or devices in remote locations without a connection to the power mains. Therefore, low power consumption is a critical requirement for extending the battery life of such devices.
This work deals with the upper band of the IEEE 802.15.4 standard which is the 2.4-GHz Industrial Scientific and Medical (ISM) band. The system bandwidth is 83.5 MHz from 2.4 GHz to 2.4835 GHz. The standard offers 16 channels with 5-MHz spacing, and an IEEE 802.15.4 signal occupies a 2-MHz bandwidth and provides a data rate of 250 kb/s. The standard features relaxed requirements in terms of adjacent and alternate channel interference (+0 dBc and +30 dBc respectively) and a sensitivity requirement of -85 dBm.
This work focuses on receiver architecture design for low power operation. In section II we make the case for the use of passive mixing over active mixing. In section III, we discuss the proposed passive mixer topology and show that it can offer a 33 dB improvement in IF section IIP3. In section IV we 978-1-4244-6471-5/10/$26.00 ©2010 IEEE discuss the overall system design, and in section V we present simulation results of the proposed design. The design has been sent for fabrication in a 0.18 11m RFCMOS process and will be subsequently characterized.
II. THE CASE FOR PASSIVE MIXERS
Among recent low-power research works, architectures using passive mixers have generally out-performed those using active mixers in terms of overall sensitivity (for the IEEE 802.15.4 standard) [2] - [8] . This is mainly attributable to the fact that passive mixers minimally distort the input signal (due to the passive operation), and do not add flicker noise to the system. However, a standard Gilbert-Cell mixer does both. Given the IEEE 802.15.4 standard receiver blocking profile [7] , we can calculate the sensitivity based on IIP3 as, (1) where Pb1k is the interfering power, SNRreq is the required output signal to noise ratio (SNR), and I/P3 is the receiver input-referred third order intercept power. From [9] , we estimate the SNRreq to be approximately 14 dB while Pb1k is -52 dBm in the worst case when the input power is 3-dB higher than the required sensitivity (-85 dBm [1]). The sensitivity based on noise figure (NF) can be easily calculated as, where kTI':!.j is -Ill for a 2 MHz signal bandwidth. Table I shows the sensitivity of designs [2] - [8] and the mixer type used. We have included the overall power consumption as was published, but it is important to note that different works presented more or less complete systems. Furthermore, certain designs [3] , [4] were not specifically designed for the IEEE 802.15.4 standard. Table I clearly shows the advantage of using passive mixers in IEEE 802.15.4 systems. Of the two designs using active mixers, [3] fails to meet sensitivity requirements based on IIP3, and [7] requires more power consumption than other works.
Two different types of passive mixers have emerged in recent literature, namely, current-mode and voltage-mode passive mixers. Current-mode passive mixers use a passive switching stage followed by a transimpedance amplifier (TIA) [6] in order to convert the switching stage's output current into a voltage. Voltage-mode passive mixers require that the following stage have high input impedance so that the output of the switching stage is in voltage form. Therefore, current mode passive mixers connect naturally with op-amp based channel-select filters (CSF), while voltage-mode passive mixers connect naturally with Gm-C type CSFs. This is illustrated in Fig. I the IIP3 requirements are based on worst-case interference. Blocks following the CSF such as limiting amplifiers, variable gain amplifiers (VGA), etc, do not need to meet such stringent linearity requirements since all of the interference is presumed to have been filtered off by the CSF. However, the CSF itself must still meet IIP3 requirements which are tightened by the high gain of the RF front end required for good noise performance.
The high IIP3 requirements of the IF section has led most designers to chose one of two options. The first option is to use a comparatively low RF section gain [4] (only 17 dB) and boost the noise performance of the IF section, which requires more power consumption in the IF section. The second option is to use highly linear CSFs such as op-amp based filters [10] as was done in [2] , [4] and [5] . Op-amp based filters are able to achieve excellent linearity, but require a high loop-gain [11] possibly over the entire system bandwidth to reliably do so.
In this work, we propose an alternate method for relaxing the IIP3 requirements of the IF section without requiring high power consumption. Going back to Fig. 1 b, we note that the voltage-mode passive mixer is effectively an RC low-pass filter at the IF in cascade with a Gm-C type filter. In general, the real pole formed by the switch resistance and the output capacitance is not used for filtering because of the considerable variation in the switch resistance. The switch resistance can vary due to variations in the LO voltage (V LO), the switch threshold voltage, the switch size, and even the output impedance of the previous stage (the LNA output resistance affects the passive mixer output resistance [8] ). As the passive switching stage is highly linear, using the passive mixer's output pole provides filtering at no cost in noise, linearity or power consumption; it is essentially "free". As this pole is created by a first-order low-pass filter, it works best when coupled with a direct-conversion system. The most stringent HP3 requirement is based on the intermodulation of two tones at 10 MHz and 20 MHz offset from the desired signal. Before filtering, their HP3 requirement for -85 dBm sensitivity and 14 dB SNR is approximately -30 + GRF dBm (using (1) where once again we take the signal strength to be 3 dB above the sensitivity level). Here GRF is the gain in dB of the LNA plus the mixer. A first order filter provides 20 dB/decade or 6 dB/octave attenuation above the corner frequency. Given a I-MHz signal bandwidth [2] at zero-IF, the corner frequency is set at 1 MHz. Therefore, after filtering, the 10 MHz tone is reduced by 20 dB and the 20 MHz tone is reduced by 26 dB. The new HP3 requirement of the filter is therefore -63 + GRF dBm. This is a 33 dB improvement in the HP3 requirements over the standard case. Likewise, considering interfering tones at 5 MHz and 10 MHz offset from the desired tone, the improvement is 24 dB.
This 33 dB improvement can potentially be used to either improve the noise performance of the overall design by increasing the RF gain, or to reduce the current consumption of the IF section by using Gm-C filters with relaxed linearity requirements. The latter approach was adopted here. To give an idea of the importance of reducing IF section power consumption, we have included the IF section power consumption of recent works in Table I . The average IF section required 48% of the total receiver front end power consumption. The next section will describe the system design.
IV. RECEIVER DESIGN
A block diagram of the receiver is shown in Fig. 3 . The entire system uses a I-V supply. The tuning circuitry is only operational in the tuning mode and therefore doesn't contribute to the overall power consumption. Differential IQ LO signals are derived externally to the system. The RF section consists of a single-ended LNA connected to voltage mode passive mixers. The output pole of the passive mixers together with the Gm-C biquads form third-order butterworth type filters. The individual circuit blocks are described in more detail next.
A. The LNA and Mixers
A schematic of the LNA and mixers is shown in Fig. 4 . Input matching is achieved using a series resonant network with a resistor in series. Under matched conditions, the noise figure of the matching network is 3 dB [12] , and the voltage gain of the matching network is equal to the quality factor (Q) of the network. In this work, an 11.5 nH inductor was used resulting in a Q of 3.54 and a voltage gain of 11 dB. An LC tank was used to tune the output node of the LNA. The load inductor was 6.5 nH with a Q of 8.6 resulting in an effective output resistance for the LNA of 860 n. The LNA includes three gain control steps of 6 dB to ease the gain compression requirements of the IF section, and to allow for reduced power consumption at high input signal levels [8] .
Single-balanced passive mixers were used to convert the single-ended RF signal into a differential IF signal. This allowed the use of a single-ended LNA thereby saving half of the LNA power consumption. The justification for this strategy is the relaxed IIP2 requirements of the IEEE 802.15.4 standard. The main concern is unwanted DC-offset related to the self mixing of either LO signals or strong interfering signals. Self mixing of LO signals results in a static DC offset which must be filtered before introducing any high gain stages to the signal. We can estimate the require IIP2 based on self mixing of interfering signals as, II P 2, re q (dBm) � 2 P b1k -Sen + SNRre q (3) where Sen is the required sensitivity. Given alternate channel interferers equal to -52 dBm, the required HP2 is 2(-52) -(-82) + 14 = -8 dBm. The achieved I1P2 of the down-converter can be estimated as PW/Gleak where G1eak is the ratio of the differential RF signal at the gates of the switching stages to the single-ended RF signal at the source of the switching stages (note that G1eak does not include common-mode leakage) and
:C>-j f-a: Pw is the LO power. G'eak is effectively a single-ended to differential leakage gain. In [13] , it is shown that the IIP2 of active mixers has similar dependency, while IIP2 on the order of +40 dB is typical.
B. The Channel-Select Filter
A third-order low-pass Butterworth filter has two complex poles and a single real pole. As previously mentioned, the real pole is formed at the output node of the passive mixer. Therefore, each Gm-C filter needs only provide a pair of complex conjugate poles. A diagram of the Gm-C biquad is shown in Fig. 5 . The DC gain of the filter is equal to g m/ g m2 while the comer frequency is equal to CI-V( g m2 g m3) and the Q is equal to -V( g m3/ g m2)' With four variables and three equations, we have one degree of freedom. This is used to select g ml to provide the desired overall noise performance of the receiver system. The individual transconductors are configured as simple differential pairs. Using the passive mixer pole tuning method described in Section III, linearization of the transconductors [13] was not required. This allowed for the design of ultralow power biquads without sacrificing either noise or linearity performance.
As flicker noise is an important consideration in the design, PMOS devices were used as the inputs of the differential pairs. Although PMOS devices are generally slower than NMOS devices, the operation frequency of the biquads is low. With only a I-V supply voltage, selection of the common-mode voltage of the IF section is important [14] as it will determine the maximum output swing of the filter. The common-mode voltage, VCM was set at 0.3 V which allows approximately 0.5 V pk-pk of differential output swing. Gain compression requirements were further relaxed by the gain control in the LNA.
C. The Passive Mixer Tuning Loop
The principle of the tuning loop is illustrated in Fig. 6 of the passive mixers without the output capacitors is also implemented. At the desired pole frequency, the real passive mixer will have a 3-dB lower output impedance than its replica. A signal at the desired pole frequency (1 MHz in this case) is fed into the passive mixers' outputs via high output impedance transconductors which do not affect the passive mixers' output impedances. The transconductors are implemented as simple differential amplifiers. The 3-dB lower output impedance of the real passive mixer is imitated on the replica side by a 3-dB attenuation of the I MHz tuning signal. The digital amplitude comparator consists of multipliers, filters, a clocked comparator, and a counter. The two outputs to be compared are first squared, and filtered to extract a DC voltage related to the amplitude of the signals. They are then fed into the clocked comparator which drives a 6-bit counter connected back to the passive mixers output capacitor to close the loop.
If the transconductor output on the real side is lower than that on the replica side, then the counter counts down in order to lower the capacitance, and vice-versa. The tuning scheme implemented in this work is rather primitive and is only designed to illustrate the potential of tuning the output pole of the passive mixer. In a more advanced implementation, a successive approximation architecture [15] for the loop would reduce the required tuning time significantly. The 1 MHz signal required for tuning is generated externally to the chip, but in practice would be available from the crystal oscillator used in the frequency synthesizer.
V. SIMULATION RESULTS
The design has been implemented in a 0.18 11m RFCMOS process and sent for fabrication. The process features a 6 metal layers including a 2.5 11m thick top metal for inductor design, and both 2-metal and 3-metal MIM capacitors for high density capacitance. The overall performance of the receiver front end is shown in Table II and compared with recent literature. At this phase of the design, the proposed design compares favorably to recent literature, although the raw performance attained by [4] is still superior. It should be noted that in [4] , several techniques were used which may or may not be Network Interface In the first case, one need to associate packets from 2 cores and, for this, 2 FIFOs are used. In the second case, packets from 3 cores need to be associated, using 3 FIFOs. After the synchronization of the packet received of each source core, the data can be sent to the destination core to start the computation of these input data.
V.
RESULTS
The proposed network interface was described in VHDL, and we used the ModelSim tool to simulate the code. We To have a complete evaluation of the network interface, the FIFO depth was varied. In this second experiment, the constant parameter was the number of cores. As in the H.264 decoder, the number of cores to be synchronized was defined as 2. The graphs with the results of area, maximum frequency and power dissipation at 200MHz and at maximum frequency for the network interfaces are presented respectively in Fig. 8, 9, 10 and II.
100 .------------------------------------. allows for use of a low-noise IF section with relaxed linearity requirements. The proposed idea was implemented in a 0.18-f.lm RFCMOS process and has been sent for fabrication. The proposed system compares favorably to recent literature while consuming the lowest power in the IF section among the designs.
